ABSTRACT In this paper, the read margin (RM) and write power (WP) for various 3-D vertical resistive random-access memory (VRRAM) architectures and bias schemes are analyzed. The optimized bias scheme for each of the read and write operations is demonstrated using HSPICE simulation. The ground and 1/3 bias schemes are desirable for reading a row of cells and a single cell, respectively, whereas the 1/2 bias scheme is more suitable for the write operation. The RM is strongly influenced by the number of word line (WL) layers, which determines the number of half-selected cells. The WP is predominantly affected by the in-plane array size rather than the number of WL layers, as the majority of the power is consumed in the selected WL. Only slight differences between the WL plane and WL even/odd structures are observed in the RM and WP. Therefore, due to the same performance and a double cell bit, a WL even/odd structure is more promising than a WL plane structure for the VRRAM architecture.
I. INTRODUCTION
Three-dimensional (3D) vertical resistive random-access memory (VRRAM) is promising architecture to reduce the bit cost for resistive memory in post-NAND applications [1] . As shown in Fig. 1 , two kinds of 3D VRRAM architectures with different word line (WL) structures have been introduced [2] , [3] . 3D VRRAM with a WL plane structure uses the metal planes as WL electrodes, whereas 3D VRRAM with a WL even/odd structure has comb-shaped WLs separated by etching. Most of the reported studies on 3D VRRAM have been experimentally demonstrated at the single memory cell level [4] - [7] . Therefore, it is necessary to evaluate the performance at the array level. Recently, several works have evaluated the read or write margin in 3D VRRAM with a WL plane structure [8] - [11] , and analyzed the read and write performance by SPICE simulation in only one 3D VRRAM architecture [12] , [13] . However, a comprehensive analysis of the dependence of the read and write performance on different 3D structures and bias schemes in 3D crossbar arrays is still lacking.
This study proposes a guideline for read and write operations in a 3D crossbar array by analyzing the read margin (RM) and write power (WP) consumption for various 3D VRRAM architectures and bias schemes. The reminder of this paper is organized as follows. In Section II, a HSPICEbased 3D VRRAM crossbar array analysis simulator is developed including self-rectifying cell (SRC) model as memory device in 3D VRRAM array. Bias schemes and cell patterns for read and write operations are described. In Section III, read and write performance is analyzed for various 3D VRRAM architectures and bias schemes. Finally, the conclusions are described in Section IV.
II. SIMULATION METHOD
In a conventional 2D crossbar array, the RRAM cell architecture consists of a selector and a resistor. However, such 2168-6734 c 2018 IEEE. Translations and content mining are permitted for academic research only.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. VOLUME 6, 2018 a selector is not appropriate in the 3D VRRAM architecture due to the risk of a conductive electrode connecting the cells on the same vertical pillar [13] . Therefore, 3D VRRAM without selector is required. To obtain a sufficient nonlinearity (NL) in RRAM cells without a selector, a SRC is used in 3D VRRAM arrays. Numerous SRCs have been studied [14] - [18] . Among them, transition metal oxide (TMO)-based RRAM has advantages regarding low voltage, high speed, and excellent scalability [18] . Moreover, the read current must be in a reasonable range (100 nA to 10 μA) with general NL between 10 and 100 [19] . Based on these reports, this paper uses the I-V characteristic of the TMO-based RRAM cell as shown in Fig. 2 . The characteristic is modeled by space-charge-limited current (SCLC) conduction as follows:
where α and β are conduction parameters with values of α = 10 −6 and β = 4.64 for low-resistance state (LRS) RRAM devices and α = 10 −7 and β = 4.64 for highresistance state (HRS) RRAM devices. The 3D VRRAM array performance is analyzed using HSPICE simulation. The top view of the 3D VRRAM with a WL even/odd structure is shown in Fig. 3 . The read voltage (V read ) is 1 V, and the write voltage (V write ) is 2 V. The applied voltages at selected and unselected WLs, horizontal bit lines (HBLs) and select lines (SLs) for read and write operations for various bias schemes are listed in Table 1 . The line resistance is 3 /cell with 20 nm class technology [19] . To investigate the RM and WP consumption in the worst case, cell patterns in Table 2 are used. The selected cell is located farthest from the WL and HBL voltage sources. The current-based RM is defined as [13] 
where I read(LRS) is the read current when the selected cell is in the LRS, and I read(HRS) is the read current when the selected cell is in the HRS. The WP is defined as the total power consumed from all voltage sources [20] .
where V WL_Sel and V HBL_Sel represent the selected WL and HBL voltage sources, and V WL_Unsel and V HBL_Unsel represent the unselected WL and HBL voltage sources, respectively. 'L' refers to the number of WL layers, and 'n' refers to the number of HBLs. The 3D VRRAM with WL plane structure used in our simulation is an n × n × L matrix, with L horizontal WL layers of n × n bit arrays, whereas the 3D VRRAM with WL even/odd structure has n×n×2 cells in a plane. Therefore, 3D VRRAM with a WL even/odd structure has a doubled cell bit with the same L.
III. RESULTS AND DISCUSSION
To investigate the read and write performance in a 3D VRRAM array, various HSPICE simulations were conducted for different VRRAM architectures and bias schemes. The RMs in various WL structures and bias schemes according to the in-plane array size and L are shown in Fig. 4 . In Fig. 4 (a) , the RM is fairly independent of the in-plane array size because with the increasing in-plane array size, extra leakage paths are not added on the selected vertical pillar, which is an important current path for the RM, and the selected cell voltage is negligibly reduced by the small line resistance [13] . Fig. 4(b) shows that a significant reduction in RM occurs in the 1/2 bias scheme, whereas the RMs in the ground (GND) and 1/3 bias schemes remain fairly constant with increasing L. The leakage induced from half-selected cells degrades the RM. In a 3D VRRAM architecture, halfselected cells are located in the selected vertical pillar; thus, L primarily influences the RM. Half-selected cells are exposed to 0 V, V read /3, and V read /2 in the GND, 1/3, and 1/2 bias schemes, respectively. Therefore, the GND bias scheme is preferred for reading a row of cells (on the same SL) and 1/3 bias scheme is more efficient for reading a single memory cell. Moreover, the RMs of the two WL structures are similar in the GND and 1/3 bias schemes, even though the WL even/odd structure has a doubled cell bit compared to the WL plane structure. Therefore, 3D VRRAM with a WL even/odd structure is advantageous in terms of the cell density without degrading a large amount of RM. Fig. 5 illustrates the WP under various WL structures and bias schemes according to the in-plane array size and L. As shown in Fig. 5(a) , the WP substantially increases with the increasing array size, and the WP of the 1/2 bias scheme is smaller than that of the 1/3 bias scheme. Fig. 6 shows a contour plot of the cell voltage for different bias schemes. The total power consumption is mostly induced at the selected cell (#1, Fig. 6 ) for a small in-plane array size. However, as the in-plane array size increases, the number of cells in the floating vertical pillars (#5 and #6, Fig. 6 ) increases, and these are important contributors to the WP. Compared to the 1/3 bias scheme, the cells in #5 and #6 are biased with a smaller voltage in the 1/2 bias scheme, and thus the WP 1194 VOLUME 6, 2018 of the 1/2 bias scheme is smaller than that of the 1/3 bias scheme in Fig. 5(a) . In contrast, WP increases gradually with increasing L, as the total power consumption is largely induced by the selected WL. Moreover, since the power consumption between the different WL structures is similar, the WL even/odd structure with a double cell bit ( Fig. 1(b) ) is more appropriate than the WL plane structure for the 3D VRRAM architecture.
IV. CONCLUSION
This study analyzes the read margin (RM) and write power (WP) consumption of a 3D crossbar array for various bias schemes and 3D VRRAM architectures. The optimized bias scheme is different for read and write operations. The GND and 1/3 bias schemes are preferred for reading a row of cells and reading a single memory cell, respectively, whereas the 1/2 bias scheme is more appropriate for the write operation due to the lower power consumption. Only slight differences between the WL plane and WL even/odd structures are observed when comparing the RM in the GND and 1/3 bias schemes and WP in the 1/2 bias scheme. Therefore, with the identical performance and double the cell bit, the WL even/odd structure is more promising than the WL plane structure for 3D VRRAM architecture.
